

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/667,021	09/18/2003	Robert Moss	03-0172	9135	
24319 LSI CORPOR	7590 08/02/2007 ATION		EXAMINER		
1621 BARBER LANE			SHIFERAW, ELENI A		
MS: D-106 MILPITAS, CA 95035			ART UNIT	PAPER NUMBER	
., -			2136		
	·				
	•		MAIL DATE	DELIVERY MODE	
		<i>P</i>	08/02/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

ç	•				<b></b> √			
Office Action Summary		Application No	<b>1.</b> '	Applicant(s)	1/2			
		10/667,021		MOSS ET AL.				
		Examiner		Art Unit				
		Eleni A. Shifera		2136	<u>,, </u>			
The MAILING DA	ATE of this communication a	ppears on the cov	er sheet with the c	correspondence addr	ess			
WHICHEVER IS LONG - Extensions of time may be availer SIX (6) MONTHS from the If NO period for reply is specification Failure to reply within the set of	UTORY PERIOD FOR REP BER, FROM THE MAILING aliable under the provisions of 37 CFR of the mailing date of this communication. ited above, the maximum statutory perior for extended period for reply will, by statute that there months after the main tr. See 37 CFR 1.704(b).	DATE OF THIS C 1.136(a). In no event, hor od will apply and will expir ute, cause the application	OMMUNICATION wever, may a reply be tire e SIX (6) MONTHS from to become ABANDONE	N. mely filed the mailing date of this come () (35 U.S.C. § 133).	·			
Status				•				
1) Responsive to co	ommunication(s) filed on 29	July 2007.						
2a)⊠ This action is <b>FIN</b>	This action is <b>FINAL</b> . 2b) This action is non-final.							
3) Since this application	ation is in condition for allow	vance except for fo	ormal matters, pro	osecution as to the n	nerits is			
closed in accorda	ance with the practice under	r Ex parte Quayle	1935 C.D. 11, 4	53 O.G. 213.				
Disposition of Claims								
4) Claim(s) <u>1,3-7,9</u> -	13,15 and 16 is/are pending	g in the application	١.					
4a) Of the above	4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) i	5) Claim(s) is/are allowed.							
	9 <u>-13, and 15-16</u> is/are reject	ted.			·			
7) Claim(s) i	•							
8) Claim(s) a	are subject to restriction and	l/or election requir	ement.					
Application Papers				·				
9) The specification	is objected to by the Exami	ner.						
10)  ☐ The drawing(s) fil	ed on is/are: a)∏ ad	ccepted or b) 🗌 o	ojected to by the	Examiner.				
	request that any objection to th	<del>-</del> · ·	•	• •				
_	ring sheet(s) including the corre							
11) I ne oath or decia	ration is objected to by the	Examiner. Note th	e attached Office	Action or form PTO	<b>-152</b> .			
Priority under 35 U.S.C. §	119							
· · · · · · · · · · · · · · · · · · ·	is made of a claim for foreione of:	gn priority under 3	5 U.S.C. § 119(a	)-(d) or (f).				
1. Certified c	opies of the priority docume	ents have been red	eived.					
2. Certified c	opies of the priority docume	ents have been red	eived in Applicat	ion No				
	the certified copies of the pr	*		ed in this National St	tage			
• •	from the International Bure	•	` ''					
* See the attached of	detailed Office action for a li	st of the certified of	copies not receive	ed.				
				·				
Attachment(s)		·	- ·	·	•			
<ol> <li>Notice of References Cited</li> <li>Notice of Draftsperson's President</li> </ol>	(PTO-892) atent Drawing Review (PTO-948)	4) [	Interview Summary Paper No(s)/Mail D					
3) Information Disclosure Sta	tement(s) (PTO/SB/08)		Notice of Informal F					
Paper No(s)/Mail Date	·	6) L	」 Other:					

Application/Control Number: 10/667,021 Page 2

Art Unit: 2136

### **DETAILED ACTION**

1. Claims 2, 8, and 14 are presently cancel.

2. Claims 1, 3-7, 9-13, and 15-16 are presently pending.

### Response to Amendment

3. Applicant moves dependent claims 2, 8, and 14 and adds them to independent claims 1,7, and 13 respectively. And applicant argues the limitations are not taught by the applied reference. However, applicant's argument is not persuasive.

## Response to Arguments

4. Applicant's arguments filed 05/23/2007 have been fully considered but they are not persuasive.

Applicants argument regarding applied reference failure to disclose "any reset circuit, step, or means related to the security features....in other words secure information loaded into the integrated circuit by operation thereof is erased/cleared/reset by the reset circuit, step or means", as recited in claims 1, 7, and 13, remark page 6 par. 2-4. Argument is not persuasive, because applied reference Bianco discloses an electrical circuit having a plurality of subscircuits and a set-scan test input for testing said subcircuits in a set/scan test mode and some of subcircuits being sensitive subcircuits (see claim 1 and abstract). Bionco teaches inhibiting set/scan access to sensitive subcircuites by erasing PROM that contains an address for each sensitive subcircuit (see col. 6 lines 17-31).

### Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-16 are rejected under 35 U.S.C. 102(b) as being anticipated by Bianco et al. USPN 5,357,572.

Regarding claim 1, Bianco et al. discloses an integrated circuit (fig. 1, 3, and 6) having scan test features (col. 2 lines 29-col. 3 lines 12) and including:

a scan test signal interceptor (fig. 1 element 14, fig. 3, element 14b, and fig. 6 element 14) for intercepting scan test related signals applied to the integrated circuit (col. 4 lines 7-29, col. 4 lines 63-68, and col. 6 lines 17-39); and

a security element responsive to the scan test signal interceptor to preclude retrieval of secure information within the integrated circuit using the scan test related signals (claim 1, col. 2 lines 48-58, and col. 4 lines 7-28).

wherein the security element comprises:

a reset generator to reset secure information within the integrated circuit (see col. 6 lines 19-31, col. 5 lines 19-36, and col. 4 lines 7-28).

Regarding claim 7, Bianco et al. discloses a method operable within an integrated circuit (fig. 1, 3, and 6) to prevent unauthorized access to secure information (col. 2 lines 29-col. 3 lines 12), the method comprising:

detecting application of a scan test related signal to the integrated circuit (col. 4 lines 7-29, col. 4 lines 63-68, and col. 6 lines 17-39); and

Application/Control Number: 10/667,021

Art Unit: 2136

precluding access to the secure information in response to detection of the scan test related signal (claim 1, col. 2 lines 48-58, and col. 4 lines 7-28);

wherein the step of precluding includes:

resetting elements of the integrated circuit to reset the secure information (see col. 6 lines 19-31, col. 5 lines 19-36, and col. 4 lines 7-28).

Regarding claim 13, Bianco et al. discloses a system including an integrated circuit (fig. 1, 3, and

6) having a scan test capability (col. 2 lines 29-col. 3 lines 12), the system comprising:

means for detecting scan test operation of the integrated circuit (col. 4 lines 7-29, col. 4 lines 63-68, and col. 6 lines 17-39); and

means for precluding retrieval of secure information within the integrated circuit in response to detecting scan test operation (claim 1, col. 2 lines 48-58, and col. 4 lines 7-28).

wherein the means for precluding includes:

reset means for resetting the secure information within the integrated circuit to preclude retrieval thereof using scan test operation (see col. 6 lines 19-31, col. 5 lines 19-36, and col. 4 lines 7-28).

Regarding claim 3, Bianco et al. discloses the integrated circuit wherein the scan test signal interceptor is operable to sense a request to enter scan test (col. 3 lines 66-col. 4 lines 28).

Regarding claim 4, Bianco et al. discloses the integrated circuit wherein the reset generator is

Art Unit: 2136

operable to reset secure information in response the request to enter scan test (claim 1, col. 2 lines 48-58, and col. 4 lines 7-28).

Regarding claim 5, Bianco et al. discloses the integrated circuit wherein the scan test signal interceptor is operable to sense a request to exit scan test (claim 1, col. 2 lines 48-58, and col. 4 lines 7-28).

Regarding claim 6, Bianco et al. discloses the integrated circuit wherein the reset generator is operable to reset secure information in response the request to exit scan test (claim 1, col. 2 lines 48-58, and col. 4 lines 7-28).

Regarding claim 9, Bianco et al. discloses the method wherein the step of detecting includes: detecting a signal applied to the integrated circuit requesting entry to scan test col. 3 lines 66-col. 4 lines 28).

Regarding claim 10, Bianco et al. discloses the method wherein the step of resetting includes: resetting elements of the integrated circuit in response to detection of the request to enter scan test (claim 1, col. 2 lines 48-58, and col. 4 lines 7-28).

Regarding claim 11, Bianco et al. discloses the method wherein the step of detecting includes: detecting a signal applied to the integrated circuit requesting exit from scan test (claim 1, and col. 2 lines 48-58).

Art Unit: 2136

Regarding claim 12, Bianco et al. discloses the method wherein the step of resetting includes: resetting elements of the integrated circuit in response to detection of the request to exit scan test (col. 2 lines 48-58, and col. 4 lines 7-28).

Regarding claim 15, Bianco et al. discloses the system wherein the reset means is operable to generate a reset within the integrated circuit in response to sensing entry to scan test of the integrated circuit col. 3 lines 66-col. 4 lines 28).

Regarding claim 16, Bianco et al. discloses the system wherein the reset means is operable to generate a reset within the integrated circuit in response to sensing exit from scan test of the integrated circuit (claim 1, and col. 4 lines 7-28).

#### Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US 6990387 B1 and US 6499124 B1.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

8. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Application/Control Number: 10/667,021 Page 7

Art Unit: 2136

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eleni A. Shiferaw whose telephone number is 571-272-3867. The examiner can normally be reached on Mon-Fri 8:00am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nasser R. Moazzami can be reached on (571) 272-4195. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

July 29, 2007

NASSER MOAZZAMI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

7,31,07